FPGA Implementations of Single-Multiplier Digital Sine-Cosine Wave Generators

Abstract

AbstractThis paper presents four different realizations of single-multiplier sine-cosine generators based on second-order digital filter structure. FPGA implementations of these four realizations are carried out on FPGA Spartan-3E Kit. Implementation results are comparedfrom the view points of utilization resources and maximum frequency of operation. Another comparison is made between one of implementations of the derived structures and other two recent CORDIC-based implementations. The comparison results indicate that smaller chip area can be achieved in the case of the proposed structure of the sine-cosine generator. In addition, such structure can operate with higher circuit frequency as compared with the two others.Keywords: Digital Sine-Cosine Generators, Second Order Structure, CORDIC, FPGA Implementation